



**LAMPIRAN**


## Lampiran 1



Gambar 1. Foto Hasil Percobaan Alat dengan Beban Lampu.




Gambar 2. Foto Desain Alat Pengubah Tegangan DC ke AC




Lampiran 2

Title		
Size	Number	Revision
B		
Date:	19 Sep 2000	Sheet of
File:	D:\DATA\MARIN\INVERTER.SCH	Drawn By:

# Lampiran 3



File	Number	Revision
B	11-252-200	
D:\DATA\GALV\30003301	Sheet of	6
	Drawn By	






**MOTOROLA**

**Lampiran 4  
SN54/74LS73A**

**DESCRIPTION** — The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**DUAL JK-NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
LOW POWER SCHOTTKY**


**LOGIC SYMBOL**



VCC = Pin 4  
GND = Pin 11

J Suffix — Case 632-08 (Ceramic)  
N Suffix — Case 646-06 (Plastic)

**LOGIC DIAGRAM (Each Flip-Flop)**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)**

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5	V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table
		74	2.7	3.5	V	
V <sub>OL</sub>	Output LOW Voltage	54, 74	0.25	0.4	V	I <sub>OL</sub> = 4.0 mA
		74	0.35	0.5	V	I <sub>OL</sub> = 8.0 mA
I <sub>IH</sub>	Input HIGH Current	J, K Clear Clock		20	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
				60		
				80		
		J, K Clear Clock		0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current	J, K Clear, Clock		-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
I <sub>OS</sub>	Short Circuit Current		-20	-100	mA	V <sub>CC</sub> = MAX
I <sub>CC</sub>	Power Supply Current			6.0	mA	V <sub>CC</sub> = MAX

**FAST AND LS TTL DATA**

MODE SELECT - TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	$\bar{C}_D$	J	K	Q	$\bar{Q}$
Reset (Clear)	L	X	X	$\bar{L}$	H
Toggle	H	h	h	$\bar{q}$	q
Load "0" (Reset)	H	l	h	$\bar{L}$	H
Load "1" (Set)	H	h	l	H	$\bar{L}$
Hold	H	l	l	q	$\bar{q}$

H, h = HIGH Voltage Level  
 L, l = LOW Voltage Level  
 X = Don't Care  
 l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I <sub>OH</sub>	Output Current - High	54, 74			-0.4	mA
I <sub>OL</sub>	Output Current - Low	54			4.0	mA
		74			8.0	

AC CHARACTERISTICS: T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f <sub>MAX</sub>	Maximum Clock Frequency	30	45		MHz	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
t <sub>PLH</sub>	Propagation Delay,		15	20	ns	
t <sub>PHL</sub>	Clock to Output		15	20	ns	


AC SETUP REQUIREMENTS: T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t <sub>W</sub>	Clock Pulse Width High	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>W</sub>	Clear Pulse Width	25			ns	
t <sub>S</sub>	Setup Time	20			ns	
t <sub>H</sub>	Hold Time	0			ns	

FAST AND LS TTL DATA


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS




# SN54/74LS74A

**DESCRIPTION** - The SN54LS/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and  $\bar{Q}$  outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

**DUAL D-TYPE POSITIVE  
EDGE-TRIGGERED FLIP-FLOP**  
LOW POWER SCHOTTKY


LOGIC SYMBOL



VCC = Pin 14  
GND = Pin 7

J Suffix — Case 632-08 (Ceramic)  
N Suffix — Case 648-06 (Plastic)

LOGIC DIAGRAM  
(EACH FLIP-FLOP)



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5	V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table
		74	2.7	3.5	V	
V <sub>OL</sub>	Output LOW Voltage	54, 74	0.25	0.4	V	I <sub>OL</sub> = 4.0 mA I <sub>OL</sub> = 8.0 mA V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
		74	0.35	0.5	V	
I <sub>IH</sub>	Input High Current Data, Clock Set, Clear			20 40	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
	Data, Clock Set, Clear			0.1 0.2	mA	
I <sub>IL</sub>	Input LOW Current Data, Clock Set, Clear			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
I <sub>OS</sub>	Output Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX
I <sub>CC</sub>	Power Supply Current			8.0	mA	V <sub>CC</sub> = MAX



MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	$\overline{S_D}$	$\overline{C_D}$	D	Q	$\overline{Q}$
Set	L	H	X	H	L
Reset (Clear)	H	L	X	L	H
*Undetermined	L	L	X	H	H
Load "1" (Set)	H	H	h	H	L
Load "0" (Reset)	H	H	l	L	H

\*Both outputs will be HIGH, while both  $\overline{S_D}$  AND  $\overline{C_D}$  are LOW, but the output states are unpredictable if  $\overline{S_D}$  and  $\overline{C_D}$  go HIGH simultaneously. If the levels at the set and clear are near  $V_{IL}$  maximum then we cannot guarantee to meet the minimum level for  $V_{OH}$ .

H, h = HIGH Voltage Level  
 L, l = LOW Voltage Level  
 X = Don't Care  
 i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage		54	4.5	5.5	V
			74	4.75	5.25	
T <sub>A</sub>	Operating Ambient Temperature Range		54	-55	125	°C
			74	0	70	
I <sub>OH</sub>	Output Current — High		54, 74		-0.4	mA
I <sub>OL</sub>	Output Current — Low		54		4.0	mA
			74		8.0	

AC CHARACTERISTICS: T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
f <sub>MAX</sub>	Maximum Clock Frequency	25	33		MHz	Fig. 1 V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF	
t <sub>PLH</sub>	Clock, Clear, Set to Output		13	25	ns		Fig. 1
t <sub>PHL</sub>			25	40	ns		


AC SETUP REQUIREMENTS: T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
t <sub>W(H)</sub>	Clock	25			ns	V <sub>CC</sub> = 5.0 V	
t <sub>W(L)</sub>	Clear, Set	25			ns		
t <sub>s</sub>	Data Setup Time — HIGH LOW	20			ns		Fig. 1
		20			ns		
t <sub>h</sub>	Hold Time	50			ns		Fig. 1

FAST AND LS TTL DATA


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS



**BIODATA**

## BIODATA



Nama Lengkap : **AMAR DIYANTO**  
Nrp : 94.7.003.31073.06070  
Tempat, Tanggal Lahir : Surabaya, 24 Maret 1974  
Agama : Islam  
Alamat Rumah : Dupak Masigit IX / 35  
Surabaya

### **Riwayat Pendidikan :**

- SDN Kemayoran I Surabaya, lulus tahun 1987
- SMP Kemala Bhayangkari Surabaya, lulus tahun 1990
- STM Negeri 2 Surabaya, lulus tahun 1993
- Universitas Katolik Widya Mandala Fakultas Teknik Jurusan Teknik Elektro, Surabaya, angkatan 1994.